AMENDMENTS TO THE CLAIMS

1 1. (Currently Amended) A circuit for monitoring the state of at least one switch, 2 comprising: 3 a first monitoring circuit, coupled to a switch, for detecting whether the switch is in one of a closed-state and an open state and generating a signal having a value based upon the 4 5 detection; and comprising: a normally-open detection circuit for detecting when the switch, if configured as a 6 7 normally-open switch, closes and generating a first signal based on the detection; and 8 a normally-closed detection circuit for detecting when the switch, if configured as 9 a normally-closed switch, opens and generating a second signal based on the detection; and a second configuring circuit, coupled to the first monitoring circuit, for configuring the 10 11 first monitoring circuit to utilize one of the normally-open detection circuit and the normallyclosed detection circuit based on the switch configuration selectively detect the switch switching 12 13 from a normally open state and to selectively detect the switch switching from a normally closed 14 state.

- 2. (Currently Amended) The circuit of claim 1, wherein the first normally-closed detection circuit includes a closed-to-open third circuit for detecting whether the switch changes from a closed state to an open state and for pulling a first terminal of the switch to a voltage representative of one of a logic high state and a logic low state.
- 3. (Currently Amended) The circuit of claim 2, wherein the <u>closed-to-open third</u> circuit is configurable for pulling the first terminal of the switch to a voltage representative of a logic high state and to a logic low state.

3 4

1

2

3

4

1

1	4. (Currently Amended) The circuit of claim 3, wherein the closed-to-open third
2	circuit comprises:
3	at least one resistive element;
4	a first transistor coupled between a first terminal of the at least one resistive element and
5	a high reference voltage source;
6	a second transistor coupled between the first terminal of the at least one resistive element
7	and the first terminal of the switch;
8	a third transistor coupled between a second terminal of the at least one resistive element
9	and a low reference voltage source; and
0	a fourth transistor coupled between the second terminal of the at least one resistive
1	element and the first terminal of the switch.
1	5. (Currently Amended) The circuit of claim 4, wherein the second configuring
2	circuit comprises control circuitry for activating the first transistor and the third transistor at
3	substantially the same time, and or activating the second transistor and the fourth transistor at
4	substantially the same time.
1	6. (Original) The circuit of claim 5, wherein the control circuitry comprises a
2	register.
1	7. (Currently Amended) The circuit of claim 5, wherein the second configuring

circuit comprises control circuitry for selectively activating one of the first transistor and the third transistor while occasionally activating the other of the first and third transistors, and or for

selectively activating one of the second transistor and the fourth transistor while occasionally

activating the other of the second and fourth transistors.

2

3

- 8. (Currently Amended) The circuit of claim 1, wherein the first normally-open detection circuit includes a open-to-closed third circuit for detecting whether the switch changes from an open state to a closed state and for relatively weakly pulling a first terminal of the switch towards a voltage representative of one of a logic high state and a logic low state.
- 9. (Currently Amended) The circuit of claim 8, wherein the <u>open-to-closed third</u> circuit is configurable for pulling the first terminal of the switch to a voltage representative of a logic high state and to a logic low state.
- 10. (Currently Amended) The circuit of claim 9, wherein the <u>open-to-closed third</u> circuit comprises at least one first transistor coupled between a high reference voltage level and the first terminal of the switch, at least one second transistor coupled between a low reference voltage level and the first terminal of the switch, and control logic for generating at least one control signal having a value indicative of a configuration of the <u>open-to-closed third</u> circuit, a control terminal of each of the at least one first transistor and the at least one second transistor having a value based upon the value of the at least one control signal.
- 11. (Currently Amended) The circuit of claim 10, wherein the open-to-closed third circuit comprises a first detection circuit having an input coupled to the first terminal of the switch and an output coupled to a control terminal of the at least one first transistor, the at least one control signal being coupled to an input of the first detection circuit, the output of the first detection circuit having a value indicative of the first detection circuit detecting the first terminal of the switch being pulled to a voltage representative of a logic low level.
- 12. (Original) The circuit of claim 11, wherein the first detection circuit comprises a logic gate with hysteresis.

- 13. (Currently Amended) The circuit of claim 11, wherein the open-to-closed third circuit further comprises a second detection circuit having an input coupled to the first terminal of the switch and an output coupled to a control terminal of the at least one second transistor, the at least one control signal being coupled to an input of the second detection circuit, the output of the second detection circuit having a value indicative of the second detection circuit detecting the first terminal of the switch being pulled to a voltage representative of a logic high value.
- 14. (Currently Amended) The circuit of claim 13, wherein the <u>open-to-closed third</u> circuit further comprises an output circuit having a first input coupled to the output of the first detection circuit, a second input coupled to the output of the second detection circuit, and an output having a value representative of one of the first and second detection circuits detecting the switch being closed.
- 15. (Currently Amended) The circuit of claim 1, wherein the circuit further comprises:
- a third second monitoring circuit, coupled to a second switch, comprising: for detecting whether a second switch is in one of a closed state and an open state and generating a signal having a value based upon the detection; and
- a second normally-open detection circuit for detecting when the second switch, if configured as a normally-open switch, closes and generating a third signal based on the detection; and
- a second normally-closed detection circuit for detecting when the second switch, if configured as a normally-closed switch, opens and generating a fourth signal based on the detection, wherein the configuring circuit is coupled to the second monitoring circuit, for configuring the second monitoring circuit to utilize one of the second normally-open detection circuit and the second normally-closed detection circuit based on the second switch configuration a fourth circuit, coupled to the third circuit, for configuring the third circuit to selectively detect the second switch switching from a normally open state and from a normally closed state.

16.

1

1

2

3

1

2

3

18.

2	using a circuit, comprising:
3	configuring a circuit, coupled to a switch, based on whether the switch is a normally-oper
4	switch or a normally-closed switch, configuring the circuit to select whether the circuit is to
5	detect a switch switching from a normally open state or from a normally closed state; wherein
6	configuring the circuit comprises:
7	activating a normally-open detection circuit and deactivating a normally-closed
8	detection circuit if the switch is a normally-open switch; and
9	activating the normally-closed detection circuit and deactivating the normally-
10	open detection circuit if the switch is a normally-closed switch;
11	detecting, by the activated one of the normally-open detection circuit and the normally-
12	closed detection circuit, the switch changing states switching from the selected state; and
13	generating a signal indicative of the detection.
1	17. (Currently Amended) The method of claim 16, wherein the step of configuring
2	comprises configuring the circuit to select the circuit detecting the switch switching from the
3	normally closed state, and to select, during the time the switch is normally closed, the circuit to
4	relatively weakly pull a terminal of the switch towards a voltage representative of one of a logic
5	high state and a logic low state.

(Currently Amended) A method for detecting the state of at least one switch

19. (Original) The method of claim 17, wherein the step of configuring comprises occasionally activating at least one transistor to occasionally couple a resistive element between the terminal of the switch and the selected one of the logic high state and the logic low state.

activating transistors to couple a resistive element between the terminal of the switch and the

selected one of the logic high state and the logic low state.

(Original) The method of claim 17, wherein the step of configuring comprises

· 1	20. (Currently Amended) The method of claim 16 and further comprising:
2	configuring a second circuit, coupled to a second switch, based on whether the switch is a
3	normally-open switch or a normally-closed switch,
4	wherein configuring the circuit comprises:
5	activating a second normally-open detection circuit and deactivating a second
6	normally-closed detection circuit if the second switch is a normally-open switch; and
7	activating the second normally-closed detection circuit and deactivating the
8	second normally-open detection circuit if the second switch is a normally-closed switch;
9	detecting, by the activated one of the second normally-open detection circuit and the
10.	second normally-closed detection circuit, the second switch changing states; and
11	generating a second signal indicative of the detection wherein the step of configuring
12	comprises configuring the circuit to select the circuit detecting the switch switching from the
13	normally open state, and to select, during the time the switch is normally open, the circuit to
14	relatively weakly pull a terminal of the switch to a voltage representative of one of a logic high
15	state and a logic low state.

- 21. (Currently Amended) A system, comprising:
- a switch having a first conduction terminal and a second conduction terminal;
- a first circuit coupled to the first conduction terminal of the switch for detecting the switch opening;
- a second circuit coupled to the first conduction terminal of the switch for detecting the switch closing;
- a third circuit coupled to the first circuit and the second circuit for activating one of the first circuit and the second circuit and deactivating the other of the first circuit and the second circuit based on whether the switch is a normally-closed switch or a normally-open switch, respectively, the first circuit being configurable to selectively detect the switch being in a closed state and to selectively detect the switch being in an open state.
- 22. (Currently Amended) The system of claim 21, wherein the first activated circuit is configurable to selectively pull the first conduction terminal of the switch towards a voltage level representative of a logic high state, and to selectively pull the first conduction terminal of the switch towards a voltage level representative of a logic low state.
- 23. (Currently Amended) The system of claim 22, wherein the first activated circuit selectively weakly pulls the first terminal of the switch towards a preselected logic state, relative to a drive strength of the switch to pull the first terminal thereof towards a different logic state.
 - 24. (Original) The system of claim 23, wherein the first circuit comprises: at least one resistive element;
- a first transistor coupled between a first terminal of the at least one resistive element and a high reference voltage source;
- a second transistor coupled between the first terminal of the at least one resistive element and the first conduction terminal of the switch;

- a third transistor coupled between a second terminal of the at least one resistive element and a low reference voltage source; and
- a fourth transistor coupled between the first conduction terminal of the switch and the second terminal of the at least one resistive element.
- 25. (Original) The system of claim 24, wherein the first circuit further comprises control circuitry for selectively activating the first and third transistors at substantially the same time, and selectively activating the second and fourth transistors at substantially the same time.
- 26. (Original) The system of claim 24, wherein the first circuit further comprises control circuitry for selectively activating one of the first and third transistors while occasionally activating the other of the first and third transistors, and for selectively activating one of the second and fourth transistors while occasionally activating the other of the second and fourth transistors.